Difference between revisions of "83Plus:Ports:27"

From WikiTI
Jump to: navigation, search
m (Spell check)
m
Line 24: Line 24:
 
== Credits and Contributions ==
 
== Credits and Contributions ==
 
* '''James Montelongo'''
 
* '''James Montelongo'''
 +
 +
== See Also ==
 +
* [[83Plus:Ports:28|Port 28]]

Revision as of 23:33, 28 June 2011

This port only exists as a distinct port on the TI-83 Plus Silver Edition, the TI-84 Plus, and the TI-84 Plus Silver Edition. On the standard TI-83 Plus, it acts as a shadow of port 07.


Synopsis

Port Number: 27h

Function: Block Memory Mapping C000h

By an order of 64 bytes per block, this port can re-map data from ram page 0 to reflect the memory C000h - FFFFh addresses without regard to the contents of port 5. This port does not map the entire page, but only 64 bytes times the value in this port. It maps it starting from high memory (FFFFh) to low.

Read Values

  • This port reads the last value written to it.

Write Values

  • [00h - 12h]: The value times 64 equals the number of bytes that get re-mapped starting from FFFFh. So a value of 12h would re-map data in FB80h - FFFFh.
  • [13h - FFh]: Any value 13h or greater will only re-map data in FB64h - FFFFh


Comments

I have no clue why TI thinks it may be necessary to make 1180 bytes from ram page 0 at FB64h, but who knows it could be useful. This also bares more than resemblance to port 28h so I guess they were meant to be used together.

Credits and Contributions

  • James Montelongo

See Also