Difference between revisions of "84PCE:Ports:1000"

From WikiTI
Jump to: navigation, search
(Created page with "1000 Range Unknowns 1000 Range Unknowns 1000 Range Unknowns {|- |<u>Port...")
 
Line 1: Line 1:
 
[[Category:84PCE:Ports:By_Address|1000 Range Unknowns]] [[Category:84PCE:Ports:By_Name|1000 Range Unknowns]] [[Category:84PCE:Ports:Unknown|1000 Range Unknowns]]
 
[[Category:84PCE:Ports:By_Address|1000 Range Unknowns]] [[Category:84PCE:Ports:By_Name|1000 Range Unknowns]] [[Category:84PCE:Ports:Unknown|1000 Range Unknowns]]
 +
 +
Some of these ports have something to do with flash wait states, but no effect on RAM wait states has been observed. At the moment, it seems TI decided to design hardware with a fixed 4-cycle wait on RAM accesses. And it's probably SRAM.
  
 
{|-
 
{|-
Line 10: Line 12:
 
|01
 
|01
 
|01
 
|01
|Reset bit 0 to crash
+
|Reset bit 0 to crash. Affects flash wait states.
 
|-
 
|-
 
|[[:84PCE:Ports:1001|1001]]
 
|[[:84PCE:Ports:1001|1001]]
Line 35: Line 37:
 
|00
 
|00
 
|??
 
|??
|Possibly VRAM access wait states, needs confirmation
+
|Primary flash wait state control
 
|-
 
|-
 
|[[:84PCE:Ports:1006|1006]]
 
|[[:84PCE:Ports:1006|1006]]

Revision as of 01:15, 3 April 2015


Some of these ports have something to do with flash wait states, but no effect on RAM wait states has been observed. At the moment, it seems TI decided to design hardware with a fixed 4-cycle wait on RAM accesses. And it's probably SRAM.

Port    Default    Bits    Information   
1000 01 01 Reset bit 0 to crash. Affects flash wait states.
1001 00 ?? Freeze if write value greater than 3F
1002 06 07 Possibly flash wait states, needs confirmation
1003 00 FF Latches value written
1004 00 FF Latches value written
1005 00 ?? Primary flash wait state control
1006 00 FF Latches value written
1007 FF FF Latches value written
1008 00 01 Latches value written
1009 00 FF Ports 1009-100F latch value written
1010 00 01 Latches value written
1011 00 FF Ports 1011-1017 latch value written