Difference between revisions of "84PCE:Ports:1000"

From WikiTI
Jump to: navigation, search
Line 20: Line 20:
 
|06
 
|06
 
|07
 
|07
|Possibly flash wait states, needs confirmation
+
|Mapped flash chip address space size.
 
|-
 
|-
 
|[[:84PCE:Ports:1003|1003]]
 
|[[:84PCE:Ports:1003|1003]]
Line 35: Line 35:
 
|00
 
|00
 
|??
 
|??
|Possibly VRAM access wait states, needs confirmation
+
|Added flash wait states over 5.
 
|-
 
|-
 
|[[:84PCE:Ports:1006|1006]]
 
|[[:84PCE:Ports:1006|1006]]

Revision as of 12:54, 5 April 2015


Port    Default    Bits    Information   
1000 01 01 Reset bit 0 to crash. Seems to reduce minimum flash wait states to 2.
1001 00 ?? Freeze if write value greater than 3F
1002 06 07 Mapped flash chip address space size.
1003 00 FF Latches value written
1004 00 FF Latches value written
1005 00 ?? Added flash wait states over 5.
1006 00 FF Latches value written
1007 FF FF Latches value written
1008 00 01 Latches value written
1009 00 FF Ports 1009-100F latch value written
1010 00 01 Latches value written
1011 00 FF Ports 1011-1017 latch value written