Difference between revisions of "84PCE:Ports:2000"
From WikiTI
| (11 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
| − | [[Category:84PCE:Ports:By_Address|2000 - | + | [[Category:84PCE:Ports:By_Address|2000 - SHA256]] [[Category:84PCE:Ports:By_Name|SHA256]] |
== Synopsis == | == Synopsis == | ||
| − | '''Port Number:''' 2000-? | + | '''Port Number:''' 2000-2??? |
| − | '''Memory-mapped Address:''' ?? | + | '''Memory-mapped Address:''' E10000-E1???? |
'''Function:''' Cryptography | '''Function:''' Cryptography | ||
| − | This is the | + | This is the SHA256 chip. It is very similar to [https://hackspire.org/index.php/Memory-mapped_I/O_ports_on_CX#CC000000_-_SHA-256_hash_generator]. The block and state are split into 32-bit little-endian words (inputs and hashes are generally displayed big-endian), but TI fails to compensate for this. |
| − | This port is protected. | + | This port is protected. Protected ports must be [[84PCE:Ports:0006#Bit_.5B2.5D|unlocked]] to read and write to these ports. Additionally, flash must be [[84PCE:Ports:0028|unlocked]] for the chip to function. |
{|- | {|- | ||
| − | |<u> | + | |<u>Ports</u> |
| + | |<u>Type</u> | ||
|<u>Default</u> | |<u>Default</u> | ||
|<u>Bits</u> | |<u>Bits</u> | ||
|<u>Information</u> | |<u>Information</u> | ||
| + | |- | ||
| + | |0000 | ||
| + | |R/W | ||
| + | | | ||
| + | |8 | ||
| + | |Control | ||
| + | |- | ||
| + | |000C-000F | ||
| + | |RO | ||
| + | | | ||
| + | |32 | ||
| + | |Mirror of the last state word | ||
| + | |- | ||
| + | |0010-004F | ||
| + | |R/W | ||
| + | | | ||
| + | |512 | ||
| + | |SHA256 block | ||
| + | |- | ||
| + | |0060-007F | ||
| + | |RO | ||
| + | | | ||
| + | |256 | ||
| + | |SHA256 state | ||
|} | |} | ||
Latest revision as of 04:07, 2 February 2018
Synopsis
Port Number: 2000-2???
Memory-mapped Address: E10000-E1????
Function: Cryptography
This is the SHA256 chip. It is very similar to [1]. The block and state are split into 32-bit little-endian words (inputs and hashes are generally displayed big-endian), but TI fails to compensate for this. This port is protected. Protected ports must be unlocked to read and write to these ports. Additionally, flash must be unlocked for the chip to function.
| Ports | Type | Default | Bits | Information |
| 0000 | R/W | 8 | Control | |
| 000C-000F | RO | 32 | Mirror of the last state word | |
| 0010-004F | R/W | 512 | SHA256 block | |
| 0060-007F | RO | 256 | SHA256 state |
