Difference between revisions of "83Plus:Ports:06"
From WikiTI
m |
(84P Regular can't map RAM pages) |
||
| Line 10: | Line 10: | ||
* The current port mapped to Memory Bank A. | * The current port mapped to Memory Bank A. | ||
** 83+ Basic: If a RAM page is swapped in, the port reads the RAM page number with bit 6 set. If a ROM page is swapped in, the port reads the ROM page number with bit 6 reset. | ** 83+ Basic: If a RAM page is swapped in, the port reads the RAM page number with bit 6 set. If a ROM page is swapped in, the port reads the ROM page number with bit 6 reset. | ||
| − | ** 83+ Silver, | + | ** 84+ Regular: Reads currently swapped in ROM page. |
| + | ** 83+ Silver, 84+ Silver: If a RAM page is swapped in, the port reads the RAM page number with bit 7 set. If a ROM page is swapped in, the port reads the ROM page number with bit 7 reset. | ||
=== Write Values === | === Write Values === | ||
* The page number to swap into Memory Bank A. | * The page number to swap into Memory Bank A. | ||
** 83+ Basic: If bit 6 is set, bit 0 will choose between the two RAM pages (40h or 41h). If bit 6 is 0, bits 0~4 select a page from ROM (00h through 1Fh). | ** 83+ Basic: If bit 6 is set, bit 0 will choose between the two RAM pages (40h or 41h). If bit 6 is 0, bits 0~4 select a page from ROM (00h through 1Fh). | ||
| − | ** 83+ | + | ** 84+ Regular: Bits 0~5 will select a page from ROM (00h through 3Fh). |
| + | ** 83+ Silver, 84+ Silver: If bit 7 is set, bits 0~2 will choose any of the 8 RAM pages (80h through 87h). If bit 7 is 0 or bits 0~6 on either SE will select a page from ROM (00h through 7Fh). | ||
== Comments == | == Comments == | ||
In normal circumstances this controls the page at address 4000h. The behavior of this port changes in different memory map modes. See [[83Plus:Ports:04|Port 04h]] for details about memory map modes. | In normal circumstances this controls the page at address 4000h. The behavior of this port changes in different memory map modes. See [[83Plus:Ports:04|Port 04h]] for details about memory map modes. | ||
| + | |||
| + | This port cannot map RAM pages on the 84+ Regular. | ||
== Example == | == Example == | ||
Revision as of 16:26, 15 March 2006
Synopsis
Port Number: 06h
Function: Flash/RAM Memory Paging (Bank A)
This port controls what page is swapped into Memory Bank A (see comments).
Read Values
- The current port mapped to Memory Bank A.
- 83+ Basic: If a RAM page is swapped in, the port reads the RAM page number with bit 6 set. If a ROM page is swapped in, the port reads the ROM page number with bit 6 reset.
- 84+ Regular: Reads currently swapped in ROM page.
- 83+ Silver, 84+ Silver: If a RAM page is swapped in, the port reads the RAM page number with bit 7 set. If a ROM page is swapped in, the port reads the ROM page number with bit 7 reset.
Write Values
- The page number to swap into Memory Bank A.
- 83+ Basic: If bit 6 is set, bit 0 will choose between the two RAM pages (40h or 41h). If bit 6 is 0, bits 0~4 select a page from ROM (00h through 1Fh).
- 84+ Regular: Bits 0~5 will select a page from ROM (00h through 3Fh).
- 83+ Silver, 84+ Silver: If bit 7 is set, bits 0~2 will choose any of the 8 RAM pages (80h through 87h). If bit 7 is 0 or bits 0~6 on either SE will select a page from ROM (00h through 7Fh).
Comments
In normal circumstances this controls the page at address 4000h. The behavior of this port changes in different memory map modes. See Port 04h for details about memory map modes.
This port cannot map RAM pages on the 84+ Regular.
Example
push af in a,(6) push af ld a,1 out (6),a ; do stuff that needs page 1 swapped in pop af out (6),a pop af
