Difference between revisions of "84PCE:Ports:0006"
From WikiTI
(Change based on known behavior, the other bits should be investigated more.) |
(→Bit [2]) |
||
Line 18: | Line 18: | ||
Set this bit to enable display updates if bit 1 is ever reset. ??? | Set this bit to enable display updates if bit 1 is ever reset. ??? | ||
− | This bit is known to unlock protected | + | This bit is known to unlock protected ports, such as [[84PCE:Ports:2000|SHA256]], |
+ | and enables the [[84PCE:Ports:0028#Bit_.5B3.5D|flash unlock sequence]]. | ||
It is cleared every time the boot code interrupt handler runs. | It is cleared every time the boot code interrupt handler runs. | ||
Revision as of 12:31, 1 February 2018
Contents
Synopsis
Port Number: 0006
Function: Unknown
Details
This port seems to affect the display refresh.
Bit [0]
Latches value written, no apparent effect.
Bit [1]
Reset this bit to disable display upadates.
Bit [2]
Set this bit to enable display updates if bit 1 is ever reset. ???
This bit is known to unlock protected ports, such as SHA256, and enables the flash unlock sequence. It is cleared every time the boot code interrupt handler runs.
Bit [3]
Writes do not latch; no apparent effect.
Bit [4]
Flash lock status.
Bits [7:3]
Writes do not latch; no apparent effect.