Difference between revisions of "83Plus:Ports:83"
From WikiTI
Thepenguin77 (Talk | contribs) (Created page with '83 - USB Write-Pipe Events (ext) USB Write-Pipe Events (ext) == Synopsis == '''Port Number:''' 83h '''Func…') |
Thepenguin77 (Talk | contribs) m |
||
Line 1: | Line 1: | ||
− | [[Category:83Plus:Ports:By Address|83 - USB Write-Pipe Events ( | + | [[Category:83Plus:Ports:By Address|83 - USB Write-Pipe Events (continued)]] [[Category:83Plus:Ports:By Name|USB Write-Pipe Events (continued)]] |
== Synopsis == | == Synopsis == | ||
'''Port Number:''' 83h | '''Port Number:''' 83h |
Revision as of 20:32, 8 December 2010
Synopsis
Port Number: 83h
Function: USB Write-Pipe Events
This port reports when a USB transaction on a "write" pipe has finished. This port hypothetically holds the values for ports A8h-AFh.
This port only exists on the the TI-84 Plus and the TI-84 Plus Silver Edition. On the standard TI-83 Plus, it acts as a shadow of port 03. On the TI-83 Plus Silver Edition, this port has no effect. |
Read Values
Reading from this port also clears it. Remember the value you read, because you can't go back and read it again.
- Bit 0: Hypothetically, set if a write transaction has finished on pipe 8.
- Bit 1: Hypothetically, set if a write transaction has finished on pipe 9.
- Bit 2: Hypothetically, set if a write transaction has finished on pipe A.
- Bit 3: Hypothetically, set if a write transaction has finished on pipe B.
- Bit 4: Hypothetically, set if a write transaction has finished on pipe C.
- Bit 5: Hypothetically, set if a write transaction has finished on pipe D.
- Bit 6: Hypothetically, set if a write transaction has finished on pipe E.
- Bit 7: Hypothetically, set if a write transaction has finished on pipe F.
Write Values
- No effect
Comments
See port 82. I'm not sure anything on this page has actually been tested, but it should be true.