Difference between revisions of "83Plus:Ports:26"
From WikiTI
(quick summary) |
m (typo) |
||
| Line 18: | Line 18: | ||
=== Write Values === | === Write Values === | ||
| − | * [00h - FFh]: Select a new | + | * [00h - FFh]: Select a new upper limit. |
== Comments == | == Comments == | ||
This port does not exist on the standard 83 Plus. See ports [[83Plus:Ports:05|5]] and [[83Plus:Ports:16|16]] instead. Execution of code on addresses above the limit set here will cause a reset. | This port does not exist on the standard 83 Plus. See ports [[83Plus:Ports:05|5]] and [[83Plus:Ports:16|16]] instead. Execution of code on addresses above the limit set here will cause a reset. | ||
Revision as of 14:24, 28 June 2011
| This port only exists as a distinct port on the TI-83 Plus Silver Edition, the TI-84 Plus, and the TI-84 Plus Silver Edition. On the standard TI-83 Plus, it acts as a shadow of port 03. |
| This port is protected, which means user programs cannot ordinarily write to it directly. |
Synopsis
Port Number: 26h
Function: Controls the RAM Execution Upper Limit. See port 25h.
This port control the upper limit of RAM execution. It maps the RAM memory space in 1024 byte segments as though it was one continuous address space:
- Page 80h: Addresses 000000h to 003FFFh
- Page 81h: Addresses 004000h to 007FFFh
- Page 82h: Addresses 008000h to 00BFFFh
etc.
Read Values
- [00h - FFh]: Multiply the value in this port by 400h to get the highest RAM address that can run code.
Write Values
- [00h - FFh]: Select a new upper limit.
Comments
This port does not exist on the standard 83 Plus. See ports 5 and 16 instead. Execution of code on addresses above the limit set here will cause a reset.
