Difference between revisions of "Category:84PCE:General Hardware Information"

From WikiTI
Jump to: navigation, search
m
(7 intermediate revisions by 5 users not shown)
Line 1: Line 1:
The TI-84 Plus CE and TI-83 Premium are two models new in 2015. The former is for the USA region (maybe all of North American?) and the latter is for France. The hardware is virtually identical between the two models.
+
The TI-84 Plus CE and TI-83 Premium are two models new in 2015. The former is for the USA region (maybe all of North American?) and the latter is for France. The hardware is virtually identical between the two models. In 2019, a new revision beginning with revision M was introduced, using a cached serial flash chip and optionally featuring an [[84PCE:Ports:E000|ARM coprocessor]] for running Python programs.
  
 
Known hardware facts:
 
Known hardware facts:
 
* eZ80 CPU
 
* eZ80 CPU
 
** Physical clock speed believed to be 48 MHz
 
** Physical clock speed believed to be 48 MHz
** Effective clock speed between 12-15 MHz
+
** CPU performance is severely constrained by wait states for accessing RAM and flash
** CPU might be clocked faster but have a lot of wait states
+
** On devices manufactured before revision M, the effective clock is speed between 8-16 MHz depending on ratio of RAM to flash accesses
 +
** On later devices, the effective clock speed may be closer to 20 MHz, depending on RAM-to-flash access ratio as well as cache utilization
 
* 4 MB flash chip
 
* 4 MB flash chip
 
** Bottom-boot organization this time
 
** Bottom-boot organization this time
 
* 256 K main RAM
 
* 256 K main RAM
 
* Memory-mapped LCD
 
* Memory-mapped LCD
** 153600 bytes of VRAM confirmed, unknown if more exists
+
** 153600 bytes of "VRAM" (actually just RAM) confirmed
** Possibly an ARM Primecell PL111
+
** Possibly an ARM Primecell PL111[http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0293c/index.html <nowiki>[HTML]</nowiki>][http://infocenter.arm.com/help/topic/com.arm.doc.ddi0293c/DDI0293.pdf <nowiki>[PDF]</nowiki>]
* French version has testing LED; American version may get a testing LED in the future
+
* French version (TI-83 Premium CE), and other european versions (TI-84 Plus CE-T), have an LED on top for exams
* User programs are '''prohibited''' from using '''any''' IN/OUT instructions
+
* User programs are prohibited from using any IN/OUT instructions
 
** OUT causes a reset
 
** OUT causes a reset
 
** IN produces a constant value
 
** IN produces a constant value
** The port protections make the following operations inaccessible: working with interupts, crystal timers, changing LCD parameters, and direct key input.
+
* There is memory-mapped I/O, starting at E00000. Most port ranges have a mapped address, and RAM programs are allowed to use the memory-mapped I/O.
 +
** The 00xx range of ports is not mapped. This range includes permissions control, flash control, the testing LED, NMI control, and possibly master power management.
 
* Flash starts at $000000
 
* Flash starts at $000000
** There is ALSO still a flash unlock sequence
+
** There is also still a flash unlock sequence
 
* RAM starts at $D00000
 
* RAM starts at $D00000
 
* Assembly programs and TI-BASIC programs are limited to one sector (64KB)
 
* Assembly programs and TI-BASIC programs are limited to one sector (64KB)
 
* VRAM starts at $D40000
 
* VRAM starts at $D40000
 
** VRAM is executable
 
** VRAM is executable
 +
* USB IP is the Faraday FOTG210

Revision as of 18:12, 19 July 2020

The TI-84 Plus CE and TI-83 Premium are two models new in 2015. The former is for the USA region (maybe all of North American?) and the latter is for France. The hardware is virtually identical between the two models. In 2019, a new revision beginning with revision M was introduced, using a cached serial flash chip and optionally featuring an ARM coprocessor for running Python programs.

Known hardware facts:

  • eZ80 CPU
    • Physical clock speed believed to be 48 MHz
    • CPU performance is severely constrained by wait states for accessing RAM and flash
    • On devices manufactured before revision M, the effective clock is speed between 8-16 MHz depending on ratio of RAM to flash accesses
    • On later devices, the effective clock speed may be closer to 20 MHz, depending on RAM-to-flash access ratio as well as cache utilization
  • 4 MB flash chip
    • Bottom-boot organization this time
  • 256 K main RAM
  • Memory-mapped LCD
    • 153600 bytes of "VRAM" (actually just RAM) confirmed
    • Possibly an ARM Primecell PL111[HTML][PDF]
  • French version (TI-83 Premium CE), and other european versions (TI-84 Plus CE-T), have an LED on top for exams
  • User programs are prohibited from using any IN/OUT instructions
    • OUT causes a reset
    • IN produces a constant value
  • There is memory-mapped I/O, starting at E00000. Most port ranges have a mapped address, and RAM programs are allowed to use the memory-mapped I/O.
    • The 00xx range of ports is not mapped. This range includes permissions control, flash control, the testing LED, NMI control, and possibly master power management.
  • Flash starts at $000000
    • There is also still a flash unlock sequence
  • RAM starts at $D00000
  • Assembly programs and TI-BASIC programs are limited to one sector (64KB)
  • VRAM starts at $D40000
    • VRAM is executable
  • USB IP is the Faraday FOTG210

Pages in category "84PCE:General Hardware Information"

The following 3 pages are in this category, out of 3 total.