Talk:84PCE:Ports:1005

From WikiTI
Revision as of 16:54, 28 March 2015 by Dr. D'nar (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

This well might not be VRAM wait states. Perhaps it's flash wait states? There is evidence that VRAM accesses aren't made any faster by zeroing this port. —Dr. D'nar (talk) 16:54, 28 March 2015 (PDT)